

## United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/964,484	09/28/2001	Toru Ishida	H-1013	2783
7590 03/27/2006		EXAMINER		
Mattingly, Stanger & Malur, P.C.			WILLIAMS, ALEXANDER O	
Suite 370 1800 Diagonal	Road		ART UNIT	PAPER NUMBER
Alexandria, VA 22314			2826	
			DATE MAILED: 03/27/2006	

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)			
	09/964,484	ISHIDA ET AL.			
Office Action Summary	Examiner	Art Unit			
	Alexander O. Williams	2826			
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply					
A SHORTENED STATUTORY PERIOD FOR REPLY WHICHEVER IS LONGER, FROM THE MAILING DATE - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication. If NO period for reply is specified above, the maximum statutory period varieties to reply within the set or extended period for reply will, by statute, Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICAT 36(a). In no event, however, may a reply built apply and will expire SIX (6) MONTHS cause the application to become ABANDO	FION.  be timely filed  from the mailing date of this communication.  ONED (35 U.S.C. § 133).			
Status					
1) Responsive to communication(s) filed on 10 Ja	nuary 2006.				
2a) This action is <b>FINAL</b> . 2b) ⊠ This	action is non-final.				
3) Since this application is in condition for allowar	nce except for formal matters,	prosecution as to the merits is			
closed in accordance with the practice under E	x parte Quayle, 1935 C.D. 11	, 453 O.G. 213.			
Disposition of Claims					
4)⊠ Claim(s) <u>1-4</u> is/are pending in the application.		•			
4a) Of the above claim(s) is/are withdrawn from consideration.					
5) Claim(s) is/are allowed.	m nom consideration.				
6)⊠ Claim(s) <u>1-4</u> is/are rejected.					
7) Claim(s) is/are objected to.					
8) Claim(s) are subject to restriction and/or	election requirement				
	ordanament.				
Application Papers					
9) The specification is objected to by the Examiner.					
10) The drawing(s) filed on is/are: a) acce					
Applicant may not request that any objection to the	- · ·	` '			
Replacement drawing sheet(s) including the correcti		• • • • • • • • • • • • • • • • • • • •			
11)☐ The oath or declaration is objected to by the Ex	aminer. Note the attached Off	ice Action or form PTO-152.			
Priority under 35 U.S.C. § 119		•			
12) ☐ Acknowledgment is made of a claim for foreign a) ☐ All b) ☐ Some * c) ☐ None of:	priority under 35 U.S.C. § 119	9(a)-(d) or (f).			
1. Certified copies of the priority documents have been received.					
2. Certified copies of the priority documents have been received in Application No					
3. Copies of the certified copies of the priority documents have been received in this National Stage					
application from the International Bureau	(PCT Rule 17.2(a)).				
* See the attached detailed Office action for a list of	of the certified copies not rece	ived.			
Attachment(s)					
1) Notice of References Cited (PTO-892)	4) Interview Summ	ary (PTO-413)			
2) Notice of Draftsperson's Patent Drawing Review (PTO-948)	Paper No(s)/Mai				
3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date	5) ☐ Notice of Information (5) ☐ Other:	al Patent Application (PTO-152)			
J.S. Patent and Trademark Office	-/				
	tion Summary	Part of Paper No./Mail Date 20060320			

Application/Control Number: 09/964,484

Art Unit: 2826

Serial Number: 09/964484 Attorney's Docket #: H-1013

Filing Date: 9/28/01;

Applicant: Ishida et al.

Examiner: Alexander Williams

Page 2

Applicant's Response, filed 1/10/06, has been acknowledged.

Claims 5-31 have been cancelled.

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(f) or (g) prior art under 35 U.S.C. 103(a).

Art Unit: 2826

Claims 1 to 4 are rejected under 35 U.S.C. 103(a) as being unpatentable over Nishizawa et al. (U.S. Patent Application Publication # 2002/0030270 A1).

Claim 1 and similar claims 5, 11, 18, 19, 23, 24, 28 and 29, Nishizawa et al. (figures 1 to 27) specifically figures 5, 18 and 19 show a semiconductor device 1 comprising: a first semiconductor chip 20 having on one main surface thereof a control circuit, a first bonding pad, and a plurality of second bonding pads; a second semiconductor chip 30 having on one main surface thereof a memory circuit and a third bonding pad and disposed on the one main surface of the first semiconductor chip, the memory circuit being controlled in accordance with a control signal generated in the control circuit on the first semiconductor chip; a first lead 7 having an inner lead portion and an outer lead portion integral with the inner lead portion, the inner lead portion being disposed at a position around the first semiconductor chip; a plurality of second leads 7 each having an inner lead portion and an outer lead portion integral with the inner lead portion, the inner lead portion being disposed at a position around the first semiconductor chip, a first bonding wire 8 for connecting the first bonding pad on the first semiconductor chip with the inner lead portion of the first lead; a plurality of second bonding wires 8 for connecting the plural second bonding pads on the first semiconductor chip with the inner lead portions of the plural second leads; a third bonding wire 8 for connecting the third bonding pad on the second semiconductor chip with the inner lead portion of the first lead; and a resin seal member 9 for sealing the first and second semiconductor chips, the first, second and third bonding wires, and the inner lead portions of the first and second leads. In claim 1 and similar claims 5, 11, 18, 19, 23, 24, 28 and 29, Nishizawa et al. show wherein the control signal generated in the control circuit is outputted from the first bonding pad on the first semiconductor chip and is inputted to the third bonding pad on the semiconductor chip through the first bonding wire, the first lead and the third bonding wire. Nishizawa et al. show the features of the claimed invention as detailed above, but fail to explicitly show the controller chip in on the bottom with the memory chip on the main surface of the controller chip. However, it would be obvious to one of ordinary skill in the art to reverse the order of the chips for the desired structure.

- 2. A semiconductor device according to claim 1, Nishizawa et al.'s second semiconductor chip is formed in a plane size smaller than that of the first semiconductor chip.
- 3. A semiconductor device according to claim 1, Nishizawa et al. show an another main surface opposed of the second semiconductor chip opposed to the one main surface thereof is disposed on the one main surface of the first semiconductor chip in an opposed relation to the one main surface of the first semiconductor chip.

Application/Control Number: 09/964,484

Art Unit: 2826

4. A semiconductor device according to claim 1, Nishizawa et al.'s first and third bonding wires are connected to one and same surface of the first lead.

Therefore, it would be obvious to one of ordinary skill in the art to use Nishizawa et al.'s teaching of the chips to use reverse order of the chips for the purpose of making it possible to develop and debug software.

## Response

Applicant's arguments filed 1/10/06 have been fully considered, but are not found to be persuasive in view of the outstanding grounds of rejections detailed above. Applicant's requested an interview in connection with this office action; but was unable to connect. Therefore, this action is made non-final for Applicant's to contact the Examiner for further discussion in this matter for continued rejections. Applicant's arguments stating "clearly do not disclose any structure in which a signal terminal (bonding pad) of a memory chip (second chip) and a signal terminal (bonding pad) of a controller chip (first chip) are commonly connected via bonding wires and an inner lead portion of the lead in the resin molded package" is not found to be persuasive. Applicant has only viewed figure 5. However, figures 18 and 19 clearly show the connection between the chips and the inner portion of the leads in the resin package.

Field of Search	Date
U.S. Class and subclass:	11/25/02
257/723-25,728,777,784,786,666,676,685,686,692,	7/10/03
696,698,796,777,684	3/4/04
	10/15/04
	7/9/05
Other Documentation:	11/25/02
foreign patents and literature in 257/723-	7/10/03
25,728,777,784,786,666,676,685,686,692, 696,698,796,777,684	3/4/04
	10/15/04
·	7/9/05
Electronic data base(s):	11/25/02
U.S. Patents EAST	7/10/03
·	3/4/04
	10/15/04
	7/9/05

Any inquiry concerning this communication or earlier communications from the

examiner should be directed to Alexander O Williams whose telephone number is (571) 272

1924. The examiner can normally be reached on M-F 6:30-7:00PM.

Application/Control Number: 09/964,484

Art Unit: 2826

Page 5

If attempts to reach the examiner by telephone are unsuccessful, the examiner's

supervisor, Nathan Flynn can be reached on (571) 272 1915. The fax phone number for the

organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent

Application Information Retrieval (PAIR) system. Status information for published applications

may be obtained from either Private PAIR or Public PAIR. Status information for unpublished

applications is available through Private PAIR only. For more information about the PAIR

system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR

system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

AOW

3/20/0Z

Alexander Williams

Primary Examiner